

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/053,963	01/22/2002	Aron T. Lunde	37829.0400	5214
7590 04/13/2006		EXAMINER		
Deborah K. Henscheid, Esq.			NGUYEN, KHIEM D	
Snell & Wilmer, L.L.P. One Arizona Center 400 E. Van Buren Phoenix, AZ 85004-2202		ART UNIT	PAPER NUMBER	
		2823		
			DATE MAILED: 04/13/2000	DATE MAILED: 04/13/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

				₹.			
Office Action Summary		Application No.	Applicant(s)				
		10/053,963	LUNDE, ARON T.				
		Examiner	Art Unit				
		Khiem D. Nguyen	2823				
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the d	orrespondence address				
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DYNAMING BY THE MAILING DYNAMING BY THE MAILING DYNAMING BY THE MAILING BY SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin vill apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	N. nely filed the mailing date of this communication. (D) (35 U.S.C. § 133).				
Status							
1)⊠	Responsive to communication(s) filed on 22 Se	eptember 2005.					
2a) <u></u>	☐ This action is FINAL . 2b) ☐ This action is non-final.						
3)	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.				
Dispositi	on of Claims						
4)⊠	Claim(s) 1-28 is/are pending in the application.						
•	4a) Of the above claim(s) is/are withdrawn from consideration.						
5)	Claim(s) is/are allowed.						
6)⊠	Claim(s) <u>1-28</u> is/are rejected.						
7)	Claim(s) is/are objected to.						
8)□	Claim(s) are subject to restriction and/or	r election requirement.					
Applicati	on Papers						
9)	The specification is objected to by the Examine	r.					
10)🖂	The drawing(s) filed on 22 January 2002 is/are:	a)⊠ accepted or b)□ objected	to by the Examiner.				
	Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	∋ 37 CFR 1.85(a).	••			
	Replacement drawing sheet(s) including the correcti	ion is required if the drawing(s) is obj	jected to. See 37 CFR 1.121(d).				
11)	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.	-			
Priority u	nder 35 U.S.C. § 119						
_	Acknowledgment is made of a claim for foreign ☐ All b) ☐ Some * c) ☐ None of:	priority under 35 U.S.C. § 119(a)	-(d) or (f).				
	1. Certified copies of the priority documents						
	2. Certified copies of the priority documents	• •					
	3. Copies of the certified copies of the prior	•	ed in this National Stage				
* 0	application from the International Bureau	·					
	ee the attached detailed Office action for a list of	or the certified copies not receive	a.				
Attachmen	t(s)						
1) 🛭 Notic	e of References Cited (PTO-892)	4) Interview Summary	(PTO-413)				
	e of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da	ate atent Application (PTO-152)				
	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	6) Other:	atent πρφιισατίθη (ΕΤΟ-132)				

Art Unit: 2823

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on September 22nd, 2005 has been entered. A new rejection is made as set forth in this Office Action. Claims (1-28) are pending in the application.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -


(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-20, 22-26, and 28 are rejected under 35 U.S.C. 102(b) as being anticipated by Chia et al. (U.S. Patent 5,923,047).

In re claim 1, <u>Chia</u> discloses a method for preparing a die on a wafer for testing by a testing apparatus, the method comprising, forming a die 12A-C on a wafer 10, the die 12A-C having an active portion (top surface) comprising integrated circuitry, wherein the die 12A-12C has a plurality of input bond pads 14 formed on the active portion (top surface); forming a plurality of test pads 20 on the die 12A-C, the plurality of test pads 20 accessible to the testing apparatus, at least one of the plurality of test pads 12A-C

Art Unit: 2823

corresponding to at least one of the plurality of input bond pads 14; forming a conductive path (interconnects such as aluminum, col. 2, lines 40-44) between the at least one of the plurality of test pads 20 and the at least one of the plurality of input bond pads 14, wherein a portion of the conductive path is formed on the die between an edge of the die 12A-C and the active portion of the die 12A-C; and testing the die 12A-C by contacting the at least one of plurality of test pads 20 with the testing apparatus (col. 2, lines 10-58 and FIGS. 1-2).



In re claims 2, 10, 15, and 23, <u>Chia</u> discloses wherein the plurality of test pads 14 is formed on the active portion (top surface) of the die 12A-C (FIG. 2).

In re claims 3, 11, 16, and 24, <u>Chia</u> discloses the active portion (top surface of die 12A-C) being surrounded by an inactive portion 24, 26, wherein the conductive path extends from the at least one input bond pad 14 to the inactive portion and from the inactive portion to the at least one test pad 24 (col. 2, lines 10-58 and FIGS. 1-2).

Art Unit: 2823

In re claims 4, 17, and 25, <u>Chia</u> discloses portion of the conductive path is formed on wafer outside 26 of the die 12A-C (FIG. 2).


In re claims 5 and 18, <u>Chia</u> discloses severing the conductive path at a point outside of the active portion (top surface) of the die 12A-C (FIG. 2).


In re claims 6 and 19, <u>Chia</u> discloses severing the conductive path at a point within the inactive portion **24**, **26** (FIG. 2)

In re claims 7 and 20, <u>Chia</u> discloses severing the conductive path at a point outside the die 12A-C (FIG. 2).

In re claims 8 and 13, <u>Chia</u> discloses wherein at least one test pad 20 is of a sufficient size so as to be accessible by a testing apparatus (FIG. 2).

In re claim 9, <u>Chia</u> discloses a die assembly formed on a wafer, the die assembly comprising, a die 12A-C formed on a wafer 10, the die 12A-C having an active portion (top surface) comprising integrated circuitry, wherein the die 12A-12C has a plurality of input bond pads 14 formed on the active portion (top surface);







Art Unit: 2823

a plurality of test pads 20 on the die 12A-C, the plurality of test pads 20 accessible to the testing apparatus, at least one of the plurality of test pads 12A-C corresponding to at least one of the plurality of input bond pads 14; a conductive path (interconnects such as aluminum, col. 2, lines 40-44) that electrically couples the at least one input bond pad 14 to the at least one test pad 20, wherein a portion of the conductive path is formed on the die between an edge of the die 12A-C and the active portion of the die 12A-C; and testing the die 12A-C by contacting the at least one of plurality of test pads 20 with the testing apparatus (col. 2, lines 10-58 and FIGS. 1-2).

In re claim 12, <u>Chia</u> discloses the die 12A-C being surround by a non-conducting scribe area 24, 26 on the wafer 10, wherein the portion of the conductive path is formed on the non-conducting scribe area 24, 26 (col. 2, lines 10-58 and FIG. 2).

In re claim 14, <u>Chia</u> discloses a method for preparing a die on a wafer for testing by a testing apparatus, the method comprising, forming a die 12A-C on a wafer 10, the die 12A-C having an active portion (top surface) comprising integrated circuitry, wherein the die 12A-12C has a plurality of input bond pads 14 formed on the active portion (top surface); forming a plurality of test pads 20 on the die 12A-C,







Art Unit: 2823

the plurality of test pads 20 accessible to the testing apparatus, at least one of the plurality of test pads 12A-C corresponding to at least one of the plurality of input bond pads 14; forming a conductive path (interconnects such as aluminum, col. 2, lines 40-44) between the at least one of the plurality of test pads 20 and the at least one of the plurality of input bond pads 14, wherein a portion of the conductive path is formed on the die between an edge of the die 12A-C and the active portion of the die 12A-C; and testing the die 12A-C by contacting the at least one of plurality of test pads 20 with the testing apparatus (col. 2, lines 10-58 and FIGS. 1-2).

In re claim 22, <u>Chia</u> discloses a die comprising, a die 12A-C formed on a wafer 10, the die 12A-C having an active portion (top surface) comprising integrated circuitry, wherein the die 12A-12C has a plurality of input bond pads 14 formed on the active portion (top surface); a plurality of test pads 20 on the die 12A-C, the plurality of test pads 20 accessible to the testing apparatus, at least one of the plurality of test pads 12A-C corresponding to at least one of the plurality of input bond pads 14; a plurality of conductive lines (interconnects such as aluminum, col. 2, lines 40-44),







Art Unit: 2823

wherein each of the conductive lines is initially formed to electrically couple at least one of plurality of input bond pad 14 to at least one of the plurality of test pad 20, and wherein a portion of the conductive lines is formed on an area between an edge of the die 12A-C and the active portion of the die 12A-C; and testing the die 12A-C by contacting the at least one of plurality of test pads 20 with the testing apparatus (col. 2, lines 10-58 and FIGS. 1-2).

In re claim 26, <u>Chia</u> discloses wherein portion of each of the conductive lines is severed when the die **12A-C** is separated from the wafer **10** (FIGS. 1-2).

In re claim 28, <u>Chia</u> discloses a die comprising, an active portion (top surface) comprising integrated circuitry 12A-C, a plurality of input bond pads 14 formed on the active portion (top surface); a plurality of test pads 20 formed on the die 12A-C, a conductive lines (interconnects such as aluminum, col. 2, lines 40-44), wherein each of the conductive lines is initially formed to electrically couple the at least one of the plurality of input bond pad 14 to the at least one of the plurality of test pad 20, and wherein a portion of each of the conductive lines is formed on a scribe area 24, 26 outside the die 12A-C (col. 2, lines 10-58 and FIGS. 1-2).





Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 21 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chia et al. (U.S. Patent 5,923,047).

In re claims 21 and 27, Chia does not explicitly disclose that the at least one of the plurality of test pads 20 is larger in size than the at least one of the plurality of input bond pads 14. However, there is no evidence indicating the size and shape of the plurality of test pads and input bond pads is critical and it has been held that it is not inventive to discover the optimum or workable size or shape of a result-effective variable within given prior art conditions by routine experimentation. See MPEP § 2144.05. Note that the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising there from. Where patentability is aid to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Response to Applicant's Amendment and Argument

Applicant contend that the reference Hubacher (U.S. Patent 5,554,940) herein known as Hubacher teaches a die wherein a test pad interconnect (reference 36) contacts

a via pad (reference number 34) and a test pad (reference number 28) in an area not between an edge of die 10 and an active portion of die 10 (i.e., bond pad 12).

In response to applicant's contention that Hubacher does not teach or suggest each of the elements of claim 1 (i.e., said conductive path is formed on said die between an edge of said die and said active portion of said die) as recited in the (currently amended) independent claims, Examiner respectfully submits that Applicant's argument is moot in view of the newly discovered reference to Chia et al. (U.S. Patent 5,923,047). Applicant is directed to (col. 2, lines 10-58 and FIGS. 1-2) where Chia disclose wherein a portion of the conductive path is formed on the die 12A-C between an edge of the die 12A-C and the active portion (top surface) of the die 12A-C and testing the die by contacting the at least one of plurality of test pads 20 with the testing apparatus (col. 2, lines 10-58 and FIGS. 1-2).

For this reason, Examiner holds the rejection proper.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khiem D. Nguyen whose telephone number is (571) 272-1865. The examiner can normally be reached on Monday-Friday (8:30 AM - 5:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/053,963 Page 10

Art Unit: 2823

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

K.N. April 10, 2006

W. DAVID COLEMAN PRIMARY EXAMINER